EE 505 Lecture 8

Duty Cycle Effects Clock Jitter Statistical Circuit Modeling

Review from last lecture

Windowing - a strategy to address the problem of requiring precisely an integral number of periods to use the DFT for Spectral analysis?

- Windowing is sometimes used
- Windowing is sometimes misused

Review from last lecture Windowing

Windowing is the weighting of the time domain function to maintain continuity at the end points of the sample window

Well-studied window functions:

- Rectangular (also with appended zeros)
- Triangular
- Hamming
- Hanning
- Blackman

Review from last lecture Comparison of 4 windows



Review from last lecture Comparison of 4 windows



Review from last lecture Preliminary Observations about Windows

- Provide separation of spectral components
- Energy can be accumulated around spectral components
- Simple to apply
- Some windows work much better than others

But – windows do not provide dramatic improvement and can significantly degrade performance if sampling hypothesis are met

Review from last lecture Quantization Effects

time and amplitude depicted

Zero-order sample/hold on DAC or zero-order hold on ADC interpreted output

DAC Assume DAC will be used to generate a continuous time signal Assume DAC is driven by a clock of period T_{CLK}

DAC inputs will be a discrete sequence $\bar{X}(t_k) = \langle X_{quant}(t_k) \rangle$

DAC inputs can change only at times t_k

The duration of each DAC input depends upon system

With zero-order S/H, it is assumed that the DAC output remains constant between transaction times $x_{OUT}(t) = x_{quant}(t_k)$ $t_k \le t < t_{k+1}$



Review from last lecture Quantization Effects

(time and amplitude depicted)

16,384 pts res = 4bits



Is this signal band limited?

Review from last lecture Spectral Characteristics of DAC



Review from last lecture Spectral Characteristics of DAC



Review from last lecture

Summary of time and amplitude quantization assessment

Time and amplitude quantization do not introduce <u>harmonic</u> distortion

Time and amplitude quantization do increase the noise floor



What type of DAC output is desired?

Duty Cycle Effects on Spectral Performance of DACS (File: DAC Quantization with RTZ.m)



Impulse Output



Zero-order Sample and Hold (100% duty cycle)

Duty Cycle Effects on Spectral Performance of DACS (File: DAC Quantization with RTZ.m)



Zero-order Sample and Hold (100% duty cycle)

> Zero-order Sample and Hold (50% duty cycle)

> > Return to Zero

Consider

$$N_{P}=1$$

 $N_{SIG}=11$
 $N_{CL}=70$
 $f_{sig}=50$
 $n_{res}=10$

Thus, $f_{CLK}=f_{SIG}(N_{CL}/N_{SIG})=318Hz$

The fft spectrum should be <u>nominally</u> symmetric around f_{CLK}/2=159Hz so will get only the fundamental, second harmonic, and third harmonic in the fundamental frequency half-period which occurs at fft coefficient number 36 and the clock frequency will be at fft coefficient number 71 (and thus the fundamental will appear at fft coefficient numbers 11+1=12 and 71-11=60) The relationship between fft coefficient number and frequency is given by

$$f = \left(\frac{n-1}{N_{SIG}}\right) f_{SIG} \quad \text{or by} \quad n = 1 + f\left(\frac{N_{SIG}}{f_{SIG}}\right)$$



Zero-order Sample and Hold

(100% duty cycle)



Zero-order Sample and Hold (100% duty cycle)



Zero-order Sample and Hold (100% duty cycle)



Rect N=16384 Np =1 Npsig =11 Nsam = 234.1 nres = 10 fCL/fsig = 6.364 fDFT/fsig = 1489 DCycle = 1

No spectral distortion components apparent

(100% duty cycle)

Magnitude of Fundamental 0.950 2nd Harmonic 0.000 in dB -0.4 -220.0

Res 10 No. points 16384 fsig = 50.00 No.DFT Periods 1.00 No Sig Periods 11.00 fCL/fsig 6.36 Nsamp = 234.06 DutyCycle = 1.0

Rectangular Window Pyyt =

Columns 1 through 8

-56.7666 -72.6329 -89.0180 -65.9223 -84.2996 -73.2991 -67.3277 -63.0000

Columns 9 through 16

-78.0844 -73.9060 -80.2415 -0.8009 -71.7226 -76.1473 -77.2781 -64.7624

Columns 17 through 24

-83.8268 -72.4855 -81.0600 -71.7684 -84.3311 -72.4003 -100.5411 -75.2036

Columns 25 through 32

-104.6890 -87.5996 -86.8260 -81.1797 -95.8796 -74.4617 -94.9546 -71.5626 Columns 33 through 40

-79.4929 -82.0122 -108.8848 -86.4078 -108.8871 -73.6154 -80.9806 -75.0515

Columns 41 through 48

-97.3320 -78.9052 -99.3163 -80.8769 -91.3537 -74.6389 -110.0719 -77.5449

Columns 49 through 56

-107.4100 -75.6450 -92.3523 -72.3248 -90.2704 -78.7130 -94.4099 -64.8687

Columns 57 through 64

-89.3611 -75.9678 -85.3927 -15.3935 -95.8308 -75.1766 -95.9254 -63.5195 Columns 65 through 72

-87.8618 -73.6845 -108.7233 -68.9982 -119.8229 -71.7477 -120.0000 -71.7563

Columns 73 through 80

-119.9494 -68.7360 -109.5559 -73.6204 -89.4074 -63.5185 -97.8093 -74.8683

Columns 81 through 88

 $-98.2726 \ -18.1394 \ -88.4301 \ -76.0204 \ -92.7995 \ -65.1698 \ -98.4133 \ -75.7393$

Columns 89 through 96

-94.8485 -72.0469 -97.3332 -76.9476 -112.8736 -76.5337 -116.8212 -79.5798

Columns 97 through 104

-98.2141 -81.0207 -106.8397 -76.9870 -105.5319 -79.2621 -89.5668 -79.9400

Columns 105 through 110

-118.9287 -86.4077 -117.6606 -76.3449 -90.0484 -82.8245



Zero-order Sample and Hold (50% duty cycle)

Return to Zero



Zero-order Sample and Hold

(50% duty cycle)

Return to Zero





Magnitude of Fundamental 0.950 2nd Harmonic 0.000 in dB -0.4 -220.0 Res 10 No. points 16384 fsig = 50.00 No.DFT Periods 1.00 No Sig Periods 11.0 fCL/fsig 6.36 Nsamp = 234.06 DutyCycle = 0.5

Rectangular Window

Columns 1 through 8

-64.9875 -75.2613 -95.1326 -71.2094 -90.2852 -76.6156 -73.2632 -69.5014

Columns 9 through 16

-83.9643 -77.8162 -86.0866 -6.5546 -77.4246 -78.1520 -82.8739 -67.8450

Columns 17 through 24

-89.2754 -77.9987 -86.4061 -73.3492 -89.4464 -72.4374 -105.4623 -75.4661

Columns 25 through 32

-109.3846 -77.1183 -91.3829 -74.6853 -100.0604 -83.0708 -98.8928 -75.4658

Columns 33 through 40

-83.0515 -77.2072 -113.3805 -73.0081 -111.6998 -82.3913 -83.3412 -72.6823

Columns 41 through 48

-99.2516 -77.3944 -100.3706 -69.8376 -92.1989 -78.5482 -111.3365 -67.6419

Columns 49 through 56

-106.9480 -72.1848 -91.2497 -64.1067 -88.1852 -72.9575 -91.1348 -57.9429

Columns 57 through 64

-85.1895 -73.1598 -79.8865 -9.1712 -88.8113 -71.4550 -86.7115 -58.0188

Columns 65 through 72

-76.4621 -69.7368 -93.6087 -64.6782 -98.9534 -67.5523 -64.9561 -67.2996 Columns 73 through 80

-98.9315 -63.4010 -94.7247 -69.9035 -77.9584 -58.0242 -89.2150 -71.7656

Columns 81 through 88

-91.2239 -11.9238 -82.9849 -72.9920 -88.6074 -58.0323 -95.6827 -74.9840 Columns 89 through 96

-92.7477 -63.9572 -95.8693 -76.5352 -112.3992 -67.3668 -114.7685 -74.7990

Columns 97 through 104

-99.0492 -69.8650 -109.1443 -75.9390 -107.4431 -70.6650 -92.0134 -75.6831

Columns 105 through 110

-120.0000 -72.9982 -117.8073 -77.0787 -93.6013 -72.8613

DAC Comparisons with Quantization

N	θ	Nsam	n	A ₁	A ₂	A ₃
32K	1	142.5	8	596	-56.7	-64.5
128K	1	569.9	8	596	-56.7	-64.45
1024	1	6.8	6	735	-44.7	-54.1
1024	1	6.8	12	594	-80.8	-69.6
1024	1	6.8	24	594	-120	-68.5
16K	1	109.2	6	729	-44.7	-52.7
16K	1	109.2	12	589	-80.8	-90
16K	1	109.2	14	589	-120	-92.7
256	1	1.7	18	589	-120	-48.2
1024	1	6.8	18	595	-120	-68.5
4048	1	27.3	18	588	-120	-72.3
16K	1	436.9	18	589	-120	-96.5
16K	1	234	10	801	-100.5	-82
16K	0.5	234	10	-6.55	-105.4	-77.4

Return to Zero Effects

RTZ reduces signal level

RTZ does not introduce significant distortion

RTZ typically degrades SNR

Previous-code dependence in a data converter can introduce significant distortion and this is often significant when operating with high-frequency inputs and high-speed clocks

Return-to Zero can significantly reduce previous-code dependence

RTZ may significantly improve SDR (or SFDR or THD)

Effects of RTZ on SNDR are less apparent since SDR improves but SNR deteriorates but in a good design, the distortion improvements with RTZ may be sufficiently attractive to overcome the loss in SNR



From: Y. Cong and R. L. Geiger, "<u>A 1.5-v 14-bit 100-MS/s Self-Calibrated DAC</u>," *IEEE J. of Solid State Circuits*, December 2003, vol. 38, no. 12, pp. 2051-2060.

Summary of Duty Cycle Effects

Duty Cycle does not introduce <u>harmonic</u> distortion

Duty Cycle reduction reduces signal levels thus degrades SNR

Duty Cycle reduction to achieve RTZ can improve SDR and SNDR



- Many authors use a data acquisition system and select one sample/period
- Spectrum analyzer will generally measure continuous-time effects
- What is most important in the DAC output is strongly system application dependent

Settling Characteristics of DACs



Typical DAC Response

Glitches for even small changes in DAC output for some architectures can be very large (hundreds or even thousands of LSBs)

Settling Characteristics of DACs



Typical DAC Response


Incomplete Settling: DAC output before steady state achieved

Incorrect Settling: DAC settles to wrong value

Both effects are invariably present when next clock edge occurs in many applications



- Settling error can be multiple LSB at Nyquist Rate !!
- Multiple LSB settling error does not cause distortion if settling is linear
- Glitches are a significant contributor to spectral distortion (at high frequencies)

Spectral Characterization of Data Converters

- Distortion Analysis
- Time Quantization Effects
 - of DACs
 - of ADCs
- Amplitude Quantization Effects
 - of DACs
 - of ADCs

Effects of Jitter on Spectral Performance

Jitter and Skew



Model of Jitter



Assume t_{.lk} are uncorrelated uniformly distributed random variables

$$t_{Jk} \propto U\left(-\frac{\theta}{2}T_{S}, \frac{\theta}{2}T_{S}\right)$$

Note: there can also be jitter in the ideal clock or there may be no ideal clock so zero crossings may be modeled as a random walk or a sum of a random walk and uniform jitter. Analysis more complicated in these cases.

Assume the input can be expressed as

$$v_{\text{IN}} = \frac{V_{\text{REF}}}{2} + \frac{V_{\text{REF}}}{2} \sin(\omega t + \theta)$$

Rather than assuming that the clock has jitter and the input has no jitter, it will be assumed that the clock has no jitter but the input contains the jitter. This should provide the same jitter-based sampling errors. Thus, it will be assume that the time variable in the input can be expressed as

$$t = t_N + t_R$$

where t_N the nominal time and t_R is the random time (that has been added to the input rather than the clock)

The input can be expanded in a Taylor's series as

$$\boldsymbol{\mathcal{V}}_{\mathsf{IN}} = \boldsymbol{\mathcal{V}}_{\mathsf{IN}}\Big|_{t_R=0} + \frac{\partial \boldsymbol{\mathcal{V}}_{\mathsf{IN}}}{\partial t_R}\Big|_{t_R=0} t_R + \frac{1}{2!} \frac{\partial^2 \boldsymbol{\mathcal{V}}_{\mathsf{IN}}}{\partial t_R^2}\Big|_{t_R=0} t_R^2 + \dots$$

Truncating after first-order terms we have

$$\boldsymbol{\mathcal{V}}_{\mathsf{IN}} \cong \boldsymbol{\mathcal{V}}_{\mathsf{IN}}\Big|_{t_{\mathsf{R}}=0} + \frac{\partial \boldsymbol{\mathcal{V}}_{\mathsf{IN}}}{\partial t_{\mathsf{R}}}\Big|_{t_{\mathsf{R}}=0} t_{\mathsf{R}}$$

$$\boldsymbol{\mathcal{V}}_{\mathsf{IN}} \cong \boldsymbol{\mathcal{V}}_{\mathsf{IN}}\Big|_{t_{\mathsf{R}}=0} + \frac{\partial \boldsymbol{\mathcal{V}}_{\mathsf{IN}}}{\partial t_{\mathsf{R}}}\Big|_{t_{\mathsf{R}}=0} t_{\mathsf{R}}$$

It now follows from the expression from the input that

$$\frac{\partial \boldsymbol{\mathcal{V}}_{\text{IN}}}{\partial t_R}\Big|_{t_R=0} = \frac{V_{REF}}{2}\omega\cos(\omega t_N + \theta)$$

Thus

$$\boldsymbol{v}_{\text{IN}} \cong \frac{V_{\text{REF}}}{2} + \frac{V_{\text{REF}}}{2} \sin(\omega t_{\text{N}} + \theta) + \frac{V_{\text{REF}}}{2} \omega \cos(\omega(t_{\text{N}}) + \theta) t_{\text{R}}$$

The signal and noise jitter components can be identified as

$$\boldsymbol{v}_{\text{IN}_\text{Sig}} \cong \frac{V_{REF}}{2} + \frac{V_{REF}}{2} \sin(\omega t_{N} + \theta)$$
$$\boldsymbol{v}_{\text{IN}_\text{jitter}} \cong \frac{V_{REF}}{2} \omega \cos(\omega(t_{N}) + \theta) t_{R}$$

$$v_{\text{IN}_\text{Sig}} \cong \frac{V_{\text{REF}}}{2} + \frac{V_{\text{REF}}}{2} \sin(\omega t_{\text{N}} + \theta)$$
$$v_{\text{IN}_\text{jitter}} \cong \frac{V_{\text{REF}}}{2} \omega \cos(\omega(t_{\text{N}}) + \theta) t_{\text{R}}$$

Will now obtain the $\mathsf{SNR}_{\mathsf{Jitter}}$

Observe the jitter noise can be expressed as

$$\boldsymbol{v}_{\text{IN_jitter}} \cong \left[\frac{V_{\text{REF}}}{2}\omega\cos(\omega(t_{\text{N}}) + \theta)\right] \bullet t_{\text{R}}$$

Consider the following theorem:

Theorem: If X₁(t) is a zero-mean random process and X₂(t) is a periodic deterministic function where the RMS value of X₁ is X_{1RMS} and the RMS value of X₂ is X_{2RMS}, then the RMS value of the product is given by the expression X_{RMS}=X_{1RMS}X_{2RMS}

$$\mathcal{V}_{\text{IN_jitterRMS}} \cong \left[\frac{V_{REF}}{2} \omega \cos(\omega(t_N) + \theta) \right]_{RMS} \bullet t_R |_{RMS}$$
$$\left[\frac{V_{REF}}{2} \omega \cos(\omega(t_N) + \theta) \right]_{RMS} = \left[\frac{V_{REF}}{2} \frac{\omega}{\sqrt{2}} \right]$$

Recall it has been assumed that at the zero crossings of the sampling clock

another theorem
$$t_R \propto U\left(-\frac{\theta}{2}T_S, \frac{\theta}{2}T_S\right) \qquad \mu_{t_R} = 0 \qquad \sigma_{t_R} = \frac{\theta T_S}{\sqrt{12}}$$

Recall a

If n(t) is a random process and $\langle n(kT_S) \rangle$ is a sequence Theorem: of samples of n(t) then for large T/T_{s} ,

$$V_{RMS} = \sqrt{\frac{1}{T} \int_{t_1}^{t_1 + T} n^2(t) dt} = \sqrt{\sigma_{n(kT_S)}^2 + \mu_{n(kT_S)}^2}$$

Thus the RMS value of the jitter time sequence obtained by sampling the jitter at multiples of the nominal sampling period T can be expressed as

$$t_R\big|_{RMS} = \sigma_{t_R} = \frac{\theta T_S}{\sqrt{12}}$$

$$\boldsymbol{v}_{\text{IN_jitterRMS}} \cong \left[\frac{V_{\text{REF}}}{2}\omega\cos(\omega(t_{N})+\theta)\right]_{\text{RMS}} \bullet t_{R}|_{\text{RMS}}$$

We thus have

$$v_{\text{IN_jitterRMS}} \cong \left[\frac{V_{\text{REF}}}{2}\omega\right] \bullet \sigma_{t_{R}}$$

For full-signal input, the RMS value is given by

$$v_{\text{IN}_{\text{SigRMS}}} \cong \frac{V_{\text{REF}}}{2\sqrt{2}}$$

It thus follows that the SNR is given by

$$SNR_{Jitter} = \frac{\frac{V_{REF}}{2\sqrt{2}}}{\left[\frac{V_{REF}}{2}\omega\right] \bullet \sigma_{t_{R}}} = \frac{1}{\omega\sigma_{t_{R}}}$$

$$SNR_{Jitter} = \frac{1}{\omega \sigma_{t_R}}$$

Or in dB we thus have

$$SNR_{Jitter_{dB}} = -20\log(2\pi f\sigma_{t_{R}})$$
$$SNR_{Jitter_{dB}} = -15.96 - 20\log(f\sigma_{t_{R}})$$

For small f or σ_{tR} the right-most term is large and positive

This can be compared to the quantization noise

$$SNR_{Quant_dB} = 6.02n + 1.76$$

As the f σ_{tR} product gets large, the jitter will dramatically degrade performance

Combined Quantization and Jitter Noise



Combined Quantization and Jitter Noise

$$SNR_{Jitter-Quant} = \frac{1}{\sqrt{\omega^2 \sigma_{t_R}^2 + \frac{8}{3 \cdot 2^{2n+2}}}}$$

Crossover Frequency

$$f = \frac{1}{\pi \sigma_{t_R}} \sqrt{\frac{8}{3}} \frac{1}{2^{n+2}} = \frac{0.13}{\sigma_{t_R} 2^n}$$

Model of Jitter

Assume t_{Jk} are uncorrelated uniformly distributed random variables

$$t_{Jk} \propto U \left(-\frac{\theta}{2} T_{S}, \frac{\theta}{2} T_{S} \right)$$

Consider θ =.01, .001, .0001, .0001

Observe: If T_s is a 100MHz clock, then T_s =10nsec and θ =.0001 corresponds to 1psec (±0.5psec) of symmetric jitter



Effects of jitter on spectral performance $V_{IN} = \sin(\omega t) + 0.5\sin(2\omega t)$ $\omega = 2\pi f_{sig}$ $f_{sig} = 50$ Hz







Summary of Jitter Effects

Jitter (as considered here) does not introduce <u>harmonic</u> distortion

Jitter does increase the noise floor

Jitter vs Clock Skew

- Jitter and Clock skew may appear to be closely related but have dramatically different effects
- Clock Skew is a systematic perturbation of the clock signal
- Clock Skew may be a random variable at the design stage but each fabricated device will have a specific clock skew
- Clock edge variations from ideal will be the sum of those variations due to random noise and those due to clock skew
- In contrast to jitter which does not introduce harmonic distortion, clock skew can introduce spectral components, specifically harmonic components and spectral spreading around the spectral components of the fundamental and harmonics

Statistical Characterization of Electronic Components and Circuits

Recall: Almost all data converter structures work perfectly if components are ideal

Major challenges in data converter design

- Parasitic Resistances and Capacitances
- Nonlinearity in components
- Statistical variation in components and circuits
- Model uncertainties
- Power supply variability

Consider a flash ADC



- Resistor values and offset voltages of Comparators are all random variables at design level
- Variations of these RVs affect the break point and thus the yield

Consider Current-Steering DAC



Consider Current-Steering DAC



Actually
$$I_m \cong \frac{\mu_k C_{OXk}}{2} \left[\frac{W_{m_k}}{L_{m_k}} \right] \left(V_R - V_{Tpk} \right)^2$$

 I_m is a random variables and is a function of the model parameters μ_k , C_{OXk} , W_{mk} , L_{mk} , and V_{Tpk} μ_k , C_{OXk} , W_{mk} , L_{mk} , and V_{Tpk} are all random variables

Recall from previous lecture

How important is statistical analysis?

Example: 7-bit FLASH ADC with R-string DAC

Assume R-string is ideal, V_{REF} =1V and V_{OS} for each comparator must be at most +/- $\frac{1}{2}$ LSB

Case 1

Standard deviation is 5mV $P_{COMP} = 0.565$ $Y_{ADC} = 3.2 \cdot 10^{-32}$

Case 2

Standard deviation is 1mV

 $P_{COMP} = 0.999904$ $Y_{ADC} = 0.988$



Statistics play a key role in the performance and consequently yield of a data converter

Statistical Analysis Strategy

Will first focus on statistical characterization of resistors, then extend to capacitors and transistors

Every resistor R can be expressed as

 $R=R_{N}+R_{RP}+R_{RW}+R_{RD}+R_{RGRAD}+R_{RL}$

where R_N is the nominal value of the resistor and the remaining terms are all random variables

 R_{RP} : Random process variations R_{RW} : Random wafer variations R_{RD} : Random die variations

R_{RGRAD}: Random gradient variations R_{RL}: Local Random Variations

- Data Converters (ADCs and DACs) are ratiometric devices and performance often dominated by ratiometric device characteristics (e.g. matching)
- Many other AMS functions are dependent upon dimensioned parameters and often not dependent upon matching characteristics

Statistical Analysis Strategy

 $R = R_{N} + R_{RP} + R_{RW} + R_{RD} + R_{RGRAD} + R_{RL}$

R_{RP}: Random process variations R_{RW}: Random wafer variations R_{RD}: Random die variations R_{RGRAD}: Random gradient variations R_{RL}: Local Random Variations

$$\sigma_{\rm RP} >> \sigma_{\rm RW} >> \sigma_{\rm RD}$$

- All variables globally uncorrelated
- For good common-centroid layouts gradient effects can be neglected
- Local random variations often much smaller than R_{RP} , R_{RW} , and R_{RD} though not necessarily
- Area dominantly determines σ_{RL} , but area has little effect on the other variables
- At the resistor-level on a die, $R_{\rm RP}$, $R_{\rm RW}$ and $R_{\rm RD}$ highly correlated thus cause no mismatch
- Major challenge in data converter design is managing R_{RL} effects
- All zero mean and approximately Gaussian (truncated)
- For dimensioned performance characteristics (e.g. band edge of filter), R_{RP} , R_{RW} and R_{RD} are dominant and R_{RGRAD} and R_{RL} typically secondary

For notational convenience, assume $R=R_N+R_R$

 R_{N} includes R_{RP} , R_{RW} and R_{RD} , R_{GRAD} neglected, $R_{R}=R_{RL}$



Stay Safe and Stay Healthy !

End of Lecture 8

Resistors are generally made of thin films of conductive or semiconductor materials



Generally h is very small compared to L and W

Films are often characterized by Sheet Resistance

In the ideal case
$$R = \rho \left(\frac{1}{H} \bullet \frac{L}{W}\right) = R_{\Box} \left(\frac{L}{W}\right)$$

Resistors are generally made of thin films of conductive or semiconductor materials



Film Characterized by Resistivity : $\rho(x,y,z)$

Films are often characterized by Sheet Resistance

$$\mathsf{R}_{\Box}(\mathbf{x},\mathbf{y}) = \frac{\rho(\mathbf{x},\mathbf{y},\mathbf{z})}{\mathsf{H}(\mathbf{x},\mathbf{y})}$$

Ideally $\rho(x,y,z)$ is independent of position as is $R_{\Box}(x,y)$

In the ideal case
$$R = \rho \left(\frac{1}{H} \bullet \frac{L}{W} \right) = R_{\Box} \left(\frac{L}{W} \right)$$

Resistors are generally made of thin films of conductive or semiconductor materials





- Boundary of resistor varies with position
- ρ(x,y,z) varies with position
- Thickness (H(x,y)) varies with position
- Properties of resistor vary with position and temperature



These variations will define R_R

Consider the following resistor circuits

В



Compare the standard deviation of the resistance of the series combination with that of a single resistor
Consider the following Theorem:

Theorem: If $X_1, ..., X_n$ are uncorrelated random variables and $a_1, ..., a_n$ are real numbers, then the random variable Y defined by

$$Y = \sum_{i=1}^{n} a_i X_i$$

has mean and variance given by

$$\mu_{Y} = \sum_{i=1}^{n} a_{i}\mu_{i}$$

$$\sigma_{Y} = \sqrt{\sum_{i=1}^{n} (a_{i}\sigma_{i})^{2}}$$

where μ_i and σ_i are the mean and variance of X_i for i=1,...n.

Series Resistor Connection

(of nominally identical devices)

 $R_{1}=R_{N}+R_{R1}$ $R_{2}=R_{N}+R_{R2}$

$$\mathsf{R}_{Ser2} = 2\mathsf{R}_{\mathsf{N}} + \mathsf{R}_{\mathsf{R1}} + \mathsf{R}_{\mathsf{R2}}$$

From Theorem

$$\sigma_{\text{Ser2}} = \sqrt{2} \sigma_{R_R}$$

$$N \sim \left(0, \sqrt{2}\sigma_{R_R}\right)$$

Extending to n-resistors that are nominally identical

$$R_{sem} = nR_{N} + \sum_{k=1}^{n} R_{Rk}$$
$$\sigma_{sem} = \sqrt{n}\sigma_{R_{R}}$$
$$N \sim \left(0, \sqrt{n}\sigma_{R_{R}}\right)$$





Summary of Results

Structure	Nominal Resistance	Standard Deviation	Normalized Standard Deviation
R	R _N	$\sigma_{R_{R}}$	
Ser nR	nR _N	$\sqrt{n}\sigma_{R_{R}}$	

Note increasing the resistance by a factor of n increased the standard deviation by \sqrt{n}

Normalized Statistical Characterization

$$\sigma_{\frac{R}{R_N}}=?$$

From previous theorem:

For single resistor R



For series connection of n ideally identical resistors

$$R_{EQ} = nR_{N} + \sum_{k=1}^{n} R_{Rk}$$

$$R_{EQNorm} = \frac{R_{EQ}}{nR_{N}} = \frac{nR_{N} + \sum_{k=1}^{n} R_{Rk}}{nR_{N}} = 1 + \frac{1}{n} \sum_{k=1}^{n} \frac{R_{Rk}}{R_{N}}$$

$$\sigma_{\frac{R_{EQ}}{nR_{N}}}^{2} = \frac{1}{n^{2}} \sum_{k=1}^{n} \frac{1}{R_{N}^{2}} \sigma_{R_{R}}^{2} = \frac{1}{n^{2}} \sum_{k=1}^{n} \sigma_{\frac{R_{R}}{R_{N}}}^{2} = \frac{1}{n} \sigma_{\frac{R_{R}}{R_{N}}}^{2} \longrightarrow \sigma_{\frac{R_{EQ}}{nR_{N}}}^{2} = \frac{1}{\sqrt{n}} \sigma_{\frac{R_{R}}{R_{N}}}^{2}$$

Note increasing the resistance by a factor of n dropped the normalized standard deviation by \sqrt{n}

Summary of Results

Structure	Nominal Resistance	Standard Deviation	Normalized Standard Deviation
R	R _N	$\sigma_{\rm R}=\sigma_{\rm R_R}$	$\sigma_{rac{R_R}{R_N}}$
Ser nR	nR _N	$\sqrt{n}\sigma_{R_R}$	$\frac{1}{\sqrt{n}}\sigma_{\frac{R_R}{R_M}}$

Note increasing the resistance by a factor of n increased the standard deviation by \sqrt{n}

Note increasing the resistance by a factor of n decreased the normalized standard deviation by \sqrt{n}

Parallel Resistor Connection





- The random variable R_{Par2} is highly nonlinear in R_{R1} and R_{R2}
- Some very good approximations of R_{Par2} can be made that linearize the expression

Parallel Resistor Connection



For n in parallel, it follows that

$$\sigma_{\mathrm{R}_{Parm}} \cong \frac{1}{n^{3/2}} \sigma_{\mathrm{R}_{R}}$$



Parallel Resistor Connection

Consider normalized variance

$$R_{Par-2} = \frac{R_N}{2}$$
$$\frac{R_{Par-2}}{R_{Par-2}} \simeq 1 + \frac{1}{2} \frac{R_{R_{R_1}}}{R_{R_{R_1}}} + \frac{1}{2}$$

 $\frac{\mathbf{r}_{Par2}}{R_{Par2-Norm}} \cong 1 + \frac{1}{2} \frac{\mathbf{r}_{R_{R1}}}{R_{N}} + \frac{1}{2} \frac{\mathbf{K}_{R_{R2}}}{R_{N}}$

From Theorem

$$\sigma_{\frac{R_{Par2}}{R_{Par2-Norm}}}^{2} \cong \frac{1}{4} \sigma_{\frac{R_{R1}}{R_{N}}}^{2} + \frac{1}{4} \sigma_{\frac{R_{R1}}{R_{N}}}^{2} = \frac{1}{2} \sigma_{\frac{R_{R1}}{R_{N}}}^{2}$$
$$\sigma_{\frac{R_{Par2}}{R_{Par2-Norm}}} \cong \frac{1}{\sqrt{2}} \sigma_{\frac{R_{R1}}{R_{N}}}$$

And for n in parallel

$$\sigma_{\frac{\mathsf{R}_{Parm}}{\mathsf{R}_{Parm-Norm}}} \cong \frac{1}{\sqrt{n}} \sigma_{\frac{\mathsf{R}_{R}}{\mathsf{R}_{N}}}$$

 $R_{Par-n} = \frac{R_N}{n}$



Note decreasing the resistance by a factor of n dropped the standard deviation by \sqrt{n}



Summary of Results

Structure	Nominal Resistance	Standard Deviation	Normalized Standard Deviation
R	R _N	$\sigma_{\rm R}$ = $\sigma_{\rm R_R}$	$\sigma_{rac{R_R}{R_N}}$
Ser nR	nR _N	$\sqrt{n}\sigma_{R_R}$	$\frac{1}{\sqrt{n}}\sigma_{\frac{R_R}{R_N}}$
Par nR	R _N n	$rac{1}{n^{\prime 2}}\sigma_{\scriptscriptstyle R_{\scriptscriptstyle R}}$	$rac{1}{\sqrt{n}}\sigma_{rac{R_R}{R_N}}$

Note increasing or decreasing the resistance by a factor of n decreased the normalized standard deviation by \sqrt{n}

Note increasing the area by a factor of n decreased the normalized standard deviation by \sqrt{n}

What is the relationship between resistance, area, and standard deviation?

Consider parallel/series combination of 4 nominally identical resistors



Note making no change in the resistance reduced the standard deviation by 2

Note increasing the area by a factor of 4 dropped the standard deviation by 2

Summary of Results

Structure	Nominal Resistance	Standard Deviation	Normalized Standard Deviation
R	R _N	$\sigma_{{ m R}_{ m R}}$	$\sigma_{rac{R_R}{R_N}}$
Ser nR	nR _N	$\sqrt{n}\sigma_{R_R}$	$rac{1}{\sqrt{n}}\sigma_{rac{R_R}{R_N}}$
Par nR	R _N n	$rac{1}{n^{3/2}}\sigma_{\scriptscriptstyle R_{\scriptscriptstyle R}}$	$rac{1}{\sqrt{n}}\sigma_{rac{R_R}{R_N}}$
Ser 2R Par 2R	$2R_N$ $\frac{R_N}{2}$	$\sqrt{2}\sigma_{R_{R}}$ $\sigma_{R_{R}}$ $\sqrt{8}$	$\sigma_{rac{R_{R}}{R_{N}}}/\sqrt{2} \sigma_{rac{R_{R}}{R_{N}}}/\sqrt{2}}$
Ser 4R	4R _N	$2\sigma_{_{R_{P}}}$	$\sigma_{\frac{R_{R}}{R_{N}}}$
Par 4R	$\frac{R_{N}}{4}$	$\sigma_{R_{R}}$	$\sigma_{\frac{R_{R}}{R_{N}}}$ 2
Par/Ser 4R	R _N	$\sigma_{_{R_{R}}}$	¹ / _R / _R /2

Observation:

In all cases, increasing the area by a factor of n decreases the normalized standard deviation by sqrt (n)

Have considered in previous examples the following scenarios



- Current density is uniform in each structure
- Aspect ratio plays no role in normalized performance
- Resistance value plays no role in normalized performance
- Only factor in normalized performance is area
- For a given resistance, each factor of 2 reduction in σ requires a factor of 4 increase in area

Key Implications:

If yield of a data converter is determined by matching performance, then every bit increment in performance will require <u>at least</u> a factor of 2 reduction in σ and correspondingly a factor of 4 increase in the area for the matching critical components if the same yield is to be obtained.

Formalize Resistor Characterization Concepts



Counter example showing limitations of standard assumptions

Assume sheet resistance constant in yellow region of value $R_{\Box 1}$ and constant in purple region of value $R_{\Box 2}$ (A)



Though errors can be big, in practical processes the assumptions are probably pretty good !

Consider a square reference resistor of width 1µm

Assume the standard deviation of this reference resistor, due to local random variations, is σ_{REF}

Consider now a resistor of length L and width W

Define the equivalent sheet resistance of this resistor: R_{DEQ}

 $R_{_{\Box}EQ}$ is a random variable with a nominal value of $R_{_{\Box}N}$ and standard deviation that satisfies the expression

$$\sigma_{R_{\Box EQ}}^{2} = \frac{\sigma_{REF}^{2}}{W \bullet L} = \frac{\sigma_{REF}^{2}}{A}$$

It follows that the value of the resistor R is given by the expression

$$R = R_{\square EQ} \bullet \frac{L}{W}$$

Thus $\sigma_R^2 = \left(\frac{L}{W}\right)^2 \bullet \sigma_{R_{\square EQ}}^2$ $\sigma_R^2 = \left(\frac{L}{W}\right)^2 \bullet \frac{\sigma_{REF}^2}{W \bullet L} = \sigma_{REF}^2 \bullet \frac{L}{W^3}$



 B_2

·Β₁

Consider a resistor of width W and length L

$$\sigma_R^2 = \left(\frac{L}{W}\right)^2 \bullet \frac{\sigma_{REF}^2}{W \bullet L} = \sigma_{REF}^2 \bullet \frac{L}{W^3}$$

Consider now the normalized resistance

where $R_N = R_{\Box N} \frac{L}{W}$

It follows that

$$\sigma_{\frac{\mathsf{R}}{\mathsf{R}_{\mathsf{N}}}}^{2} = \left(\frac{1}{\mathsf{R}_{\mathsf{N}}^{2}}\right) \left(\sigma_{\mathsf{REF}}^{2} \frac{L}{W^{3}}\right) = \left(\frac{W^{2}}{\mathsf{R}_{\square\mathsf{N}}^{2}L^{2}}\right) \left(\sigma_{\mathsf{REF}}^{2} \frac{L}{W^{3}}\right) = \left(\frac{1}{WL}\right) \left[\frac{\sigma_{\mathsf{REF}}^{2}}{\mathsf{R}_{\square\mathsf{N}}^{2}}\right]$$

 $\frac{1}{R_N}$

The term on the right in [] is the ratio of two process parameters so define the process parameter A_R by the expression $A_R = \frac{\sigma_{REF}}{D}$

 A_R is more convenient to use than both σ_{RFF} and R_{nN} Thus the normalized resistance is given by the expression

$$\sigma_{\frac{R}{R_{N}}}^{2} = \frac{A_{R}^{2}}{WL} = \frac{A_{R}^{2}}{A}$$

Will term A_R the "Pelgrom parameter" (though Pelgrom only presented results for MOS devices)



A=W•L

How can A_R be obtained?



- 1. Obtain A_R from a PDK
- 2. Build a test structure to obtain A_R

Case 1 (How about this?)

i) Take a large number, n, of test resistors with length and width equal to In

3) Calculate the sample standard deviation

$$\hat{\sigma}_{\mathsf{REF}} \cong \sigma_{\mathsf{SAMPLE}}$$
 $\hat{R}_{\mathsf{DN}} \cong \mu_{\mathsf{SAMPLE}}$



There are some serious problems with this approach !



If devices are not really close, other random variations including gradients will skew results that are supposed to characterize local random variations

Case 2



$$\widehat{R}_{DN} \cong \frac{W}{L} \mu_{\text{SAMPLE}}$$

 μ_{SAMPLE} is the mean resistance of the sample

$$\widehat{A}_{R} = \frac{\sigma_{R}\sqrt{LW}}{\mu_{SAMPLE}}$$

$$\sigma_R^2 = \sigma_{REF}^2 \bullet \frac{L}{W^3}$$

- but, this approach still has significant problems

If devices are not really close, other random variations will skew results that are supposed to characterize local random variations

Gradient Effects



Case 3 Measurement of A_R



$$\mathsf{A}_{\mathsf{R}} = \sqrt{\mathsf{A}} \bullet \sigma_{\underline{\mathsf{R}}}_{\overline{\mathsf{R}}_{\mathsf{N}}}$$

Strategy for test structures



A=area of one resistor

 $\hat{\sigma}_{\underline{\Delta R}}$

R_N

- large cells but not too big to create nonlinear gradients
- spread a large number of those test structures on a die
- generate $\frac{\Delta R_1}{R_N}, \frac{\Delta R_2}{R_N}, \dots, \frac{\Delta R_k}{R_N}$
- calculate variance of these samples

$$\widehat{A}_{R} = \sqrt{A} \bullet \sigma_{\frac{R}{R_{N}}} = \sqrt{A} \bullet \frac{1}{\sqrt{2}} \sigma_{\frac{\Delta R}{R_{N}}} = \sqrt{A} \bullet \frac{1}{\sqrt{2}} \widehat{\sigma}_{\frac{\Delta R}{R_{N}}}$$

Measurement of A_R



Measurement of A_R

What about just taking a large number of resistors at multiple sites on a die, at multiple die locations on a wafer, and and on many wafers an wafer lots:



$$\sigma_{\frac{R}{R_{N}}} \cong \hat{\sigma}_{\frac{R}{R_{N}}}$$

$$A_{R} = \sqrt{A}\hat{\sigma}_{\frac{\Delta R}{R_{N}}}$$

$$\sigma_{\frac{R}{R_{N}}} = \frac{A_{R}}{\sqrt{A}}$$



Stay Safe and Stay Healthy !

End of Lecture 8